

Fig. 1

FIG. 2 is a block diagram of a DVI-to-T.M.D.S. converter 200. The converter 200 includes a video input interface layer 215, an audio input interface layer 217, a DVI-CE transmitter frame 214, a DVI 1.0 input streams block 220, an optional HDCP encryption engine 212, and a DVI 1.0 transmitter 210. The video input interface layer 215 receives a video input format 216 and a PCLK signal, and outputs DE, PCLK, Video Pixel Data (24 Bits), HSync, VSync, and CTL Data (4 bits) signals to the DVI-CE transmitter frame 214. The audio input interface layer 217 receives an audio input format 218 and an ACLK signal, and outputs PCLK and Audio Data (16 Bits) signals to the DVI-CE transmitter frame 214. The DVI-CE transmitter frame 214 outputs A DE, PCLK, Video Pixel Data (24 Bits), A HSync, VSync, and CTL Data (4 bits) signals to the DVI 1.0 input streams block 220. The DVI 1.0 input streams block 220 outputs signals to the optional HDCP encryption engine 212, which in turn outputs signals to the DVI 1.0 transmitter 210. The DVI 1.0 transmitter 210 outputs Channel 0, Channel 1, Channel 2, and Channel C signals to a T.M.D.S. Link.




Fig. 2






Fig. 3






Fig. 4




Fig. 5




Fig. 6

Copyright © 2000 Intel Corporation. All rights reserved. Intel, the Intel logo, and other marks contained herein are trademarks of Intel Corporation or its subsidiaries in the United States and other countries.




Fig. 7



These figures are not intended to be used as a substitute for the actual drawings of the device.




Fig. 8



www.ck12.org is a free, open-source, online encyclopedia for students and teachers. It is a project of the CK12 Foundation, a 501(c)(3) nonprofit organization. CK12.org is a project of the CK12 Foundation, a 501(c)(3) nonprofit organization. CK12.org is a project of the CK12 Foundation, a 501(c)(3) nonprofit organization.





Fig. 9






Fig. 10





Fig. 11






Fig. 13




Fig. 14






Fig. 15



Source Device: MPEG Decoder, PLL (27MHz), CTS and N (constant values), Tx Physical Layer, Tx Frame Reformatter, Line Header Insertion, DVI 1.0 Link, Sink Device: Rx Physical Layer, From Frame Reformatter, From Line Header, Audio PLL, PCLK, Video Data, Audio Data, To Display, To Audio System, ACLK




Fig. 16



Copyright © 2003 Intel Corporation. All rights reserved. Intel, the Intel logo, and other marks contained herein are trademarks of Intel Corporation or its subsidiaries in the United States and other countries. Other marks contained herein are the property of their respective owners.




Fig. 17



1. The first step is to determine the required clock frequency for the system. This is typically done by consulting the device datasheet or the system specification.




Fig. 18



FIG. 19 is a block diagram of a system 1900 for processing audio data. The system 1900 includes a Data Assembly block 1902, an RS(17,15) block 1904, and an Interleave block 1906. The Data Assembly block 1902 receives Audio[7:0] and LH[7:0] as inputs and outputs AAudiot[7:0] to the RS(17,15) block 1904. The RS(17,15) block 1904 outputs BAudiot[7:0] to the Interleave block 1906. The Interleave block 1906 outputs EAudiot[7:0] as the final output. The entire system is enclosed in a box labeled 1900.




Fig. 19







Fig. 20

11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100





Fig. 21






Fig. 22




Fig. 23





Fig. 25



SPDIF




Fig. 28







Fig. 29



1. The first 16 bits of the 24-bit DV1 1.0 Pixel Data are reserved for future use.
 2. The next 8 bits of the 24-bit DV1 1.0 Pixel Data are reserved for future use.
 3. The last 8 bits of the 24-bit DV1 1.0 Pixel Data are reserved for future use.




Fig. 30



1. The first step is to identify the data source and the data format. In this case, the data is a 24-bit digital signal, and the format is a 24-bit digital signal.




Fig. 31



1. The first 16 bits of the 24-bit DVI 1.0 Pixel Data field are reserved for future use.
 2. The remaining 8 bits of the 24-bit DVI 1.0 Pixel Data field are used for the blue color component.
 3. The red and green color components are each 8 bits long.




Fig. 32



© 2004 Intel Corporation. All rights reserved. Intel, the Intel logo, and other marks contained herein are trademarks of Intel Corporation or its subsidiaries in the United States and other countries.




Fig. 33

